Home ›
Entities
› academia
› Qualification method for a 1 MGy-tolerant front-end chip designed in 65 nm CMOS for the read-out of remotely operated sensors and actuators during maintenance in ITER
Qualification method for a 1 MGy-tolerant front-end chip designed in 65 nm CMOS for the read-out of remotely operated sensors and actuators during maintenance in ITER
Research article (Fusion Engineering and Design, 2015) · cited 11× · AI/ML
Qualification method for a 1 MGy-tolerant front-end chip designed in 65 nm CMOS for the read-out of remotely operated sensors and actuators during maintenance in ITER
Summary
Qualification method for a 1 MGy-tolerant front-end chip designed in 65 nm CMOS for the read-out of remotely operated sensors and actuators during maintenance in ITER is a scholarly article[1].
Key Facts
Qualification method for a 1 MGy-tolerant front-end chip designed in 65 nm CMOS for the read-out of remotely operated sensors and actuators during maintenance in ITER's instance of is recorded as scholarly article[2].
References
Programmatic citations — every numbered marker resolves to a verifiable graph row below.
Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.
APA4ort.xyz Knowledge Graph. (2026). Qualification method for a 1 MGy-tolerant front-end chip designed in 65 nm CMOS for the read-out of remotely operated sensors and actuators during maintenance in ITER. Retrieved May 24, 2026, from https://4ort.xyz/entity/qualification-method-for-a-1-mgy-tolerant-front-end-chip-designed-in-65-nm-cmos-for-the-read-out-of-remotely-operated-se
MLA“Qualification method for a 1 MGy-tolerant front-end chip designed in 65 nm CMOS for the read-out of remotely operated sensors and actuators during maintenance in ITER.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/qualification-method-for-a-1-mgy-tolerant-front-end-chip-designed-in-65-nm-cmos-for-the-read-out-of-remotely-operated-se.
BibTeX@misc{4ortxyz_qualification-method-for-a-1-mgy-tolerant-front-end-chip-designed-in-65-nm-cmos-for-the-read-out-of-remotely-operated-se_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{Qualification method for a 1 MGy-tolerant front-end chip designed in 65 nm CMOS for the read-out of remotely operated sensors and actuators during maintenance in ITER}}, year = {2026}, url = {https://4ort.xyz/entity/qualification-method-for-a-1-mgy-tolerant-front-end-chip-designed-in-65-nm-cmos-for-the-read-out-of-remotely-operated-se}, note = {Accessed: 2026-05-24}}
LLM promptAccording to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): Qualification method for a 1 MGy-tolerant front-end chip designed in 65 nm CMOS for the read-out of remotely operated sensors and actuators during maintenance in ITER — https://4ort.xyz/entity/qualification-method-for-a-1-mgy-tolerant-front-end-chip-designed-in-65-nm-cmos-for-the-read-out-of-remotely-operated-se (retrieved 2026-05-24)
