7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm<sup>2</sup>and 6T HBST-TRAM-Based 2D Data-Reuse Architecture

Research article (2019 IEEE International Solid- State Circuits Conference - (ISSCC), 2019) · cited 43× · AI/ML
Press Enter · cited answer in seconds

7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture

Summary

7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture is a scholarly article[1].

Key Facts

  • 7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture's instance of is recorded as scholarly article[2].

📑 Cite this page

Use these citations when quoting this entity in research, articles, AI prompts, or wherever provenance matters. We aggregate Wikidata + Wikipedia + authoritative open-data sources; the stitched, scored, cross-referenced view is what 4ort.xyz contributes.

APA 4ort.xyz Knowledge Graph. (2026). 7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm<sup>2</sup>and 6T HBST-TRAM-Based 2D Data-Reuse Architecture. Retrieved May 24, 2026, from https://4ort.xyz/entity/7-5-a-65nm-0-39-to-140-3tops-w-1-to-12b-unified-neural-network-processor-using-block-circulant-enabled-transpose-domain-
MLA “7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm<sup>2</sup>and 6T HBST-TRAM-Based 2D Data-Reuse Architecture.” 4ort.xyz Knowledge Graph, 4ort.xyz, 24 May. 2026, https://4ort.xyz/entity/7-5-a-65nm-0-39-to-140-3tops-w-1-to-12b-unified-neural-network-processor-using-block-circulant-enabled-transpose-domain-.
BibTeX @misc{4ortxyz_7-5-a-65nm-0-39-to-140-3tops-w-1-to-12b-unified-neural-network-processor-using-block-circulant-enabled-transpose-domain-_2026, author = {{4ort.xyz Knowledge Graph}}, title = {{7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm<sup>2</sup>and 6T HBST-TRAM-Based 2D Data-Reuse Architecture}}, year = {2026}, url = {https://4ort.xyz/entity/7-5-a-65nm-0-39-to-140-3tops-w-1-to-12b-unified-neural-network-processor-using-block-circulant-enabled-transpose-domain-}, note = {Accessed: 2026-05-24}}
LLM prompt According to 4ort.xyz Knowledge Graph (aggregator of Wikidata, Wikipedia, and authoritative open-data sources): 7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm<sup>2</sup>and 6T HBST-TRAM-Based 2D Data-Reuse Architecture — https://4ort.xyz/entity/7-5-a-65nm-0-39-to-140-3tops-w-1-to-12b-unified-neural-network-processor-using-block-circulant-enabled-transpose-domain- (retrieved 2026-05-24)

Canonical URL: https://4ort.xyz/entity/7-5-a-65nm-0-39-to-140-3tops-w-1-to-12b-unified-neural-network-processor-using-block-circulant-enabled-transpose-domain- · Last refreshed: